Abstract -This paper deals with a multi level modular approach for the design process of a model dedicated to mode handling of flexible manufacturing systems. This model was proposed in our earlier work. It is characterized by a strong hierarchy and concurrency that is why within the design process an iterative approach for specification, verification and validation is introduced in order to improve this process. The main properties being verified are presented and the approach is illustrated through an example of a manufacturing production cell. The formal analysis tools integrated into the development environment Esterel Studio are used within the proposed design process.
I. INTRODUCTION
According to our design approach of fault tolerant control systems, mode handling is a function of supervision. In view of a disturbance (failures, breakdowns) mode handling allows implementing the decisions about mode and configuration changing. The design of mode handling function needs to provide a model representing the operating modes of the production system and its subsystems. To this aim, it is important to use an adequate modeling method and powerful specification formalism. We proposed in our early work a modeling approach for reactive mode handling of Flexible Manufacturing Systems (FMS) [HAM, 05] [HAM, 06] . Due to increasing complexity and flexibility of FMS, some problems can appear during mode changing if coherence and safety constraints are not taken into account in the specification/modeling stages. So it is necessary to verify and validate the proposed models at the early stages of the design process. A greater interest has been allocated for few years to formal verification methods, which guarantee that for all possible evolutions of a model, several properties are satisfied.
The purpose of this paper is to present an iterative approach for specification and Verification & Validation (V&V) of a behavioral model dedicated to FMS mode handling. The paper is organized as follows. In section II the basic concepts of V&V are reminded and the design process based on formal methods is introduced. The stages of this design process including V&V are detailed in section III and section IV. The iterative approach is presented and the main properties being verified within this process are presented. Finally the approach is illustrated using an example of a flexible manufacturing cell.
II. THE DESIGN PROCESS
A design process should involve many intermediary stages of V&V. This enables to detect and eliminate as soon as possible the specification or modeling errors. The modifications are thus carried out with a lower cost in particular in the final step. Indeed, V&V characterize any correct development process. According to [ROU, 96] verification is the proof that the internal semantics of a model is correct independently of the modeled system whereas validation determines if the model corresponds to the attempts of the designer formulated in the functional requirements. The required properties are either generic, they depend on the formalism we use, or specific to the modeled system. V&V consists of analyzing the properties that should be satisfied by the final model using some analysis tools. Two [BER, 92] . SSM supports also, with a very rigorous semantics, hierarchy, communication, concurrency, and various forms of preemption, which characterize our modeling approach. In addition, SSM takes advantage of an industrial development environment [EST] , which provides necessary tools for a design process.
For the representation of the model, we proposed some reference models specified using SSM [HAM, 05] . These are generic models depending on the number of the child entities and the logical relationships that connect them. The reference models are instantiated for each entity of the model. The proposed method is iterative, it is necessary to specify the models of level i, then we encapsulate the SSM of level i in the SSM of level i+1 until completing the specification of the model (see Fig.   3 ). The encapsulation of the models enables representing the hierarchical levels which characterize the mode handling model. The aim is to improve the readability in the specification/modelling stage. The hierarchy is represented by the encapsulation of successive levels whereas the entities belonging to the same level are separated by dashed lines; these are used to represent concurrency in SSM syntax. A. An iterative methodfor V& V We propose at first to check each single reference model used for the specification of the FMS model. The aim is to prove the reactivity and the determinism of these models. The verification of these reference models is performed using the analysis tools integrated into Esterel Studio environment. The single reference models checked in this way are instantiated in order to obtain the behavioral models of the FMS subsystems. Then the integration of these models allows editing progressively the whole model. Using the SSM graphical editor, the best way is to follow a bottom up approach based on the encapsulation of SSM of level i in the SSM of level i+±. At each level we should be sure that the intermediary SSM satisfies some properties and the accumulation of errors will be avoided. That why we propose to associate with this specification an iterative method of V&V. If the V&V does not converge then it is necessary to correct the specification and to repeat the V&V process as needed. Indeed, V&V is carried out in an iterative way as needed until the whole model (the final SSM) will be verified and validated. The method described in the following is represented in Fig. 4 In the following paragraph, we study the properties being verified within this process.
B. The properties
In this section we introduce at first the generic properties that depend on the synchronous formalism SSM we use for formal specification. Then we introduce the main specific properties that we propose to check in the validation step. These properties ensure mode coherence and compatibility. For each property, we give the corresponding expression and the verification method.
The model dedicated to mode handling specified using SSM reference models is translated automatically into Esterel language. 2) Specific properties.
The aim here is to ensure coherence and safety constraints of the specifications of mode handling. We present in the following three kinds of safety properties, two properties are of simple type (mode reachability, the mission uniqueness of a FMS) and the third one is of combinatorial type (mutual exclusion of incompatible states, each state is belonging to a distinct mode). We simulated at first some scenarios of behavior in order to identify and to correct the specification errors so that the intended behavior will be in conformity with the functional requirements. The interactive simulator XES [EST] is used. The model must correctly handle the activation and the deactivation of the missions of the cell and the corresponding subsystems. The propagation of failures affecting the resources of the cell is also tested. The studied cell can be extended with addition of machining resources (simple or polyvalent) and redundancies of the transport system (robots, conveyor).
This allows studying the problem with increasing complexity. For the specification, adding or removing reference or instantiated models enable integrating easily the changes on the model thanks to the modularity and the hierarchy of the specification approach. However, due to increasing complexity of the cell some tests performed by the model-checker could not be concluded (out of memory). We try to solve this problem in a future work.
